This paper presents a new approach to logic synthesis of digital synchronous circuits. We present a model for synchronous circuits that supports logic transformations aimed at optimizing the circuit performance. Previous synthesis approaches attacked this problem by separating the combinational logic from the registers and by applying circuit transformations to the combinational component only. We show in this paper instead how to optimize concurrently the circuit equations and the register position by a set of algorithms based on logic transformations.
Introduction
The importance of logic synthesis is pivotal in the computer-aided design of integrated circuits. Logic synthesis systems have been the object of extensive investigation and commercial implementations have shown to be practical for product-level design of digital circuits.
Most digital designs are synchronous logic circuits, that are interconnections of logic gates and registers with synchronous clocking. Feedback connections are restricted to be through synchronous registers, to guarantee race-free design. Semi-custom circuit implementations, such as standard-cells and sea-of-gates, have motivated the use of multiple-level (or multiple-stage) logic synthesis techniques. In particular, such implementations have shown to be more flexible and faster than two-level implementations, such as Programmable Logic Arrays. As a result, several techniques for multiple-level logic synthesis techniques have been investigated and clever algorithms for combinational logic synthesis have been reported in the literature [1] [2] [3] [4] [5] .
However, techniques for synthesizing synchronous logic circuits have been lagging behind, due to the additional complexity of handling registers and feedback connections. Some logic synthesis systems deal with such circuits by partitioning them into an interconnection of a combinational logic component and registers [1] . The combinational portion of the circuit is optimized by combinational logic algorithms. Then registers are added back to the circuit.
Needless to say, such optimization techniques are limited in their scope by this partitioning strategy. An attempt to overcome this problem was recently proposed [6] in which registers are temporarily removed to extract the largest portion of a synchronous circuit that can be dealt with by combinational logic techniques.
Some other logic synthesis cope with synchronous designs by exploiting heuristic solutions to classical problems, such as state minimization and state assignment [7] . In this case, the optimization is done on a logic behavioral model in terms of state diagrams or equivalent representations. The drawbacks of this approach are two-fold. First, it is hard to evaluate correctly the circuit timing characteristics and to develop timing-optimization algorithms. Secondly, it is not possible to improve a netlist-based circuit specification in a step-wise way in order to take advantage of the original circuit structure.
In this paper we attack the synchronous logic synthesis problem by considering algorithms that operate on the structural specification of a synchronous circuit. We consider circuit models that do not separate registers from the combinational component. For this reason, we introduce the concept of synchronous Boolean network and we study transformations on this network that preserve I/O equivalence and that can be used to improve the circuit cycle time and/or area in a step-wise way. Some of these transformations are extensions of those used in combinational logic synthesis and operate within and across the register boundaries, by exploiting the possibility of moving the register positions.
It is important to remember that a technique to position the registers in a network, called retiming, was introduced by Leiserson and Saxe [8] in a different context, where logic synthesis transformations were not considered. Indeed the retiming-based algorithms presented in [8] find the register assignment corresponding to the fastest implementation (or minimal area implementation) of a network. Unfortunately, there has been no major use of retiming techniques in logic synthesis, because of the emphasis on combinational logic techniques. In addition, the optimality of Leiserson's algorithms has limited value in logic synthesis, because it assumes a static network topology and therefore disregards transformations that alter combinational logic gates and their interconnection. This paper presents a model for synchronous logic synthesis that combines retiming with combinational logic synthesis techniques. We describe logic transformations that can be used to optimize the circuit area (under cycle time constraints) or the cycle time (under area constraints). However, due to the novelty and complexity of the problem, we cannot at present report on a comprehensive approach to solving (even heuristically) these synchronous logic synthesis problems. For this reason, we concentrate here on the use of logic transformations for the cycle time minimization problem and we present some results on benchmark circuits to show the advantages and limitations of the approach.
Basic concepts and definitions
We consider structural models of digital circuits. Such circuits can be specified by an interconnection of combinational logic gates and clocked registers. We assume first that all the registers are driven by one clock (i.e. single-phase circuits) and that the latching is always positive (or always negative) edge-triggered. (Master-slave registers consisting of a cascade interconnection of latches gated by the clock and its complement fall in this class.) We assume that the clock has a period T (cycle time), and that the clock skew, the register setup, hold and propagation times are negligible 1 .
We model synchronous circuits by synchronous Boolean networks. A synchronous Boolean network is described in terms of Boolean variables and Boolean equations. Each Boolean variable corresponds to either a primary input/output of the circuit or to the output of a combinational logic gate. A positive integer label on a variable (superscript) denotes the synchronous register delay, if any, of the corresponding signal with respect to the primary input or combinational logic gate that generates it. Zero-valued labels are omitted for the sake of simplicity.
Each Boolean equation has an unlabeled variable (i.e. with zero-valued label) as left term and a Boolean expression as right term. The latter specifies the value of the left term variable in terms of other (labeled) variables, i.e. it is a multiple-input single-output combinational logic function. We denote by I the Boolean expression associated to variable i. The propagation delay model captures the difference in speed of gates implementing various Boolean expressions. Therefore it is a function of the structure of the Boolean expression. For example, in the case of CMOS technology , such a structure is characterized by the maximum number of N-type and P-type devices in series. The delay function is assumed to be a monotonically increasing function of l i . It is important to remark that an accurate gate propagation delay model should include loading factors and device sizes. We assume that the choice of device sizes for a gate is done in a successive stage of logic design, the technology mapping, so that it compensates for loading factors. Therefore this propagation delay model includes an average loading factor.
Each vertex v i has a data ready time t i , that is the time at which the signal generated by the corresponding gate is ready with respect to the clock edge [9] . We assume the primary inputs to be synchronized to the clock positive edge and therefore their data ready time is zero. For any other vertex v i , the data ready time is the sum of its propagation delay d i to the largest data ready time of its inputs that are not registers, i.e. :
Since the subgraph representing the direct fanin relation is acyclic, the data ready time can be computed by topological sort.
Given a cycle time T , a synchronous network is a timing-feasible implementation if all the data ready times are bounded from above by the cycle time, i.e. :
Each vertex v i has a slack s i representing the additional delay that the vertex can tolerate while preserving timingfeasibility of the network for a given T [9] . In a (timing-feasible) network a vertex is critical if its slack is negative (null).
The area taken by a network implementation depends on the total number of literals and registers required. where and are coefficients taking into account the relative area cost of a literal and a register. Given an area bound A max , a network is an area-feasible implementation if A max A, and it is a feasible implementation if it is both area-feasible and timing-feasible.
Logic transformations in synchronous logic synthesis
The problem of minimizing the cycle time (area) of a synchronous Boolean network implementation, possibly under area (cycle time) constraints, is difficult and no efficient exact solution method is known. Most techniques for multiple-level logic optimization are based on network transformations, that preserve the I/O equivalence of the network and achieve area/time optimal solutions with respect to some local criterion. Transformations are classified as local and global. Transformations are said to be local when they modify the representation of a Boolean expression at a time (e.g. factoring or Boolean simplification of an expression at one vertex of the network).
Such transformations have been presented in [1] [2] for combinational logic synthesis and can be used (without significant extensions) in synchronous logic synthesis, because they do not depend on the network model. Global transformations target more than one expression at a time and they attempt to improve the network by restructuring the global interconnections (e.g. elimination, resubstitution and extraction). We consider here global transformations extended to synchronous logic synthesis in relation with network retiming.
Retiming [8] is a technique that determines a register assignment in a network (i.e. a set of weights in G(V; E; W )) so that it is a timing-feasible implementation for a given cycle time T , if such an assignment exists.
In our context, the retiming of variable i by an integer r corresponds to adding r to its label, and the retimed variable is denoted by i (:+r) , where the dot in the superscript represents the label of variable i before retiming (e.g.
for variable i with label 2, fully denoted by i (2) , a retiming by r = 3 yields i (2+3) = i (5) ). Similarly, the retiming of an expression I by an integer r corresponds to adding r to the labels of all its operands and it is represented by I ( In the sequel, we refer to retiming as to the retiming of one or more vertices. It was shown in [12] that retiming the internal vertices preserves the I/O behavior of the network, provided that the resulting labels of the variables are non-negative. Therefore the retiming of a vertex is valid only for some restricted values of r. Retiming all I/O vertices by the same quantity r preserves also the I/O behavior, again provided that the resulting labels are non-negative. Note that when the network graph is connected, if any I/O vertex is retimed, then all the I/O vertices must be retimed by exactly the same quantity r to preserve equivalence. A network retiming is feasible for a cycle time T , if the retimed network is a timing-feasible implementation with non-negative labels and I/O equivalent to the original network.
Leiserson and Saxe proposed an algorithm in [8] that searches for the minimum T for which there exist a feasible retiming. The corresponding network is said to be timing-optimal with respect to retiming. We consider here retiming in connection with logic transformations that alter the structure of the network graph.
The elimination of a variable with label k is the replacement of the variable by its corresponding expression retimed by k. Q may have the algebraic or Boolean flavor, as defined in [1] . Given two internal vertices v i and v j such that the expression J is a synchronous divisor of I, the resubstitution of v j into v i is the factoring of I as j (:+r) Q + R. An algorithm for synchronous division was presented first in [13] and it will be described in detail later. Note again that the divisors defined in [1] are a subset of the synchronous divisors and therefore resubstitution with null retiming (i.e. r = 0) is equivalent to resubstitution in combinational logic. The resubstitution of a variable with non-zero retiming corresponds to adding one (or more) register between two gates to simplify the latter (Fig 4) .
When resubstituting v j into v i , the variation in literals can be computed as l = 0n j i (l j 0 1) , where n j i is the multiplicity of variable j in expression I [1] [2] . The number of registers in the network is affected only by resubstitutions across register boundaries (i.e. when r > 0). The extraction of a common sub-expression of expressions I and J corresponding to two vertices v i and v j is the addition to the network of a vertex v l (with the related edges) corresponding to a common synchronous divisor of I and J and to the factoring of I and J in terms of the new variable l (Fig 5) . The local change in area due to extraction is: l = 0n(l l 0 1) + l l , where usually n = 2 because vertex v l is extracted from n = 2 other vertices. The number of registers in the network is affected only by extraction across register boundaries. Since optimizing synchronous Boolean networks is a difficult problem, heuristic optimization is achieved, as in combinational logic synthesis, by applying an operator to the network (i.e. iterating transformations of a given kind) until local optimality with respect to this operator is found. Then a different operator is applied.
The transformations presented in Section 3 can be used optimize the circuit area (without/with cycle time constraints) or the circuit cycle time (without/with area constraints). Area optimization with a given transformation (e.g. elimination, resubstitution, ...) can be achieved by using a greedy strategy in selecting the vertices that are target of this transformation. The selected vertices are those such that the variation in area A = l + m is negative and minimal. A detailed description of these transformations is reported in [14] .
We concentrate here on logic transformations that reduce the cycle time. For this reason, we present first an algorithm for constructing a feasible retiming for a given cycle time T , if one exists. The algorithm is based on the synchronous network model and supports the design of large synchronous networks. Then we present an algorithm for synchronous division. Eventually we present techniques for timing optimization using logic transformations across register boundaries.
An algorithm for finding a feasible retiming
We describe in this section an algorithm that can be used to construct a feasible retiming of a synchronous network for a given cycle time T . It is based on an algorithm described first in [10] and later in [11] , but not so wellknown as the one presented in [8] . The original algorithm was not geared towards modeling Boolean networks: in particular multiple synchronous I/Os were not supported. In this paper we are concerned with networks with multiple I/Os, under the assumptions that all inputs are synchronous to the system clock. Such model better conforms to synchronous digital circuits that need to be interconnected among each other.
The algorithm is iterative in nature. At each step, the vertices whose data ready time is larger than the required cycle time T are flagged and put in a temporary set M. This algorithm differs from the original one [10] by having a conditional call to the subroutine set-outputs.
Let us consider first the analysis of the original algorithm and let us consider networks without multiple I/Os. In this case procedure set-outputs is never called. The following theorem applies to such networks.
Theorem 1:
Given a cycle time T , algorithm retime returns TRUE if and only if a feasible retiming exists [10] Let us consider now synchronous Boolean networks with multiple I/Os. It can be easily shown that when the algorithm returns TRUE, a feasible retiming for the given cycle time T is constructed by the algorithm. Indeed, in this case all the data ready times are bounded by the cycle time T . When an output vertex is in set M, then all I/O vertices are retimed by r = +1, to preserve equivalence. Retiming an output vertex corresponds to delaying the corresponding signal by one cycle. Therefore, all other output vertices are retimed (to keep the output signal in phase with each other) and a synchronous delay is recovered by retiming the inputs vertices and an appropriate set S of internal vertices. This set S, possibly empty, includes those internal vertices connected to some input vertex by a zero-weight path. Retiming by r = +1 the input vertices and those in the set S guarantees that no negative label is introduced while retiming the I/Os. In addition, since t m > T implies t i > T 8v i 2 DF O(v m ), then the retiming of a vertex implies the retiming of all the vertices on zero-weighted paths originating from it as well.
Therefore no negative weights (labels) can be introduced by retiming internal vertices. Therefore I/O equivalence is preserved at each iteration of the algorithm.
Furthermore it can be shown that no feasible retiming exists when the algorithm returns FALSE.
Theorem 2:
For any synchronous Boolean network described by G(V; E; W ) and a given cycle time T , algorithm retime returns TRUE iff a feasible retiming exists Proof: To prove the theorem, it is sufficient to note that running algorithm retime on any multiple I/O network G(V; E; W ) is equivalent to running the same algorithm on a modified network without I/Os. Consider a modified network obtained by merging the input and output vertices into a dummy vertex v h , with d h = T , and by adding one to the weights of all edges incident to v h . For any feasible retiming of both networks, the data ready time is the same for each pair of corresponding internal vertices. Indeed a retiming of the modified network cannot remove the synchronous register delays from the dummy vertex v h to any vertex depending on a primary input and therefore the data ready time of these vertices is preserved. In addition, since any retiming of the modified network does not change the cycle weights in the corresponding graph [8] , then all the I/O paths weights are preserved in the original network. Therefore a feasible retiming of the modified network co-implies a feasible retiming of the original network. Consider now algorithm retime. The retiming of a primary output vertex in the original network corresponds to retiming v h in the modified network and therefore to retiming all other primary output vertices. In turn, the retiming of v h causes the retiming of all the vertices in the set S. Therefore running algorithm retime on any multiple I/O network is equivalent to running the same algorithm on the corresponding modified network and the claim follows from Theorem 1
The theorem shows that the existence of a feasible retiming can be computed in O(jV jjEj) time for general synchronous Boolean networks, because each of the jV j iterations involves the computation of the data ready times, which can be done by topological sort ( O(E)). In some cases, the algorithm can terminate earlier. g Algorithm retime has two major advantages over the original retiming algorithm [8] . First, the description of a synchronous Boolean network structure in terms of a (sparse) graph suffices to implement the algorithm. This contrast the requirements for the algorithm in [8] , that needs two full square matrices of dimension jV j. Second, retime is an incremental algorithm, and so it can be applied in connection with network transformations that make small modifications to the network to check feasibility.
The algorithm requires the update of the data ready times at each iteration. Note that not all the data ready times need to be recomputed. Therefore, a selective-trace algorithm can be used to determine the vertices whose data ready times need to be updated. Let X represent the subset of vertices that are retimed at a given step of the algorithm. The algorithm starts by selecting the subset Y of the vertices in X whose direct fanin set is not in X.
These vertices represent gates connected to some inputs or to some register-outputs and whose data ready time is equal to their propagation delay. Then, the algorithm iteratively updates the data ready times of the vertices in the direct fanout cone of these vertices. The data ready time of the remaining vertices need not to be updated. 
Synchronous division
Synchronous division is required to perform resubstitution across register boundaries, as described in Section 3. Indeed, the resubstitution of a vertex v j into vertex v i , requires representing the expression at vertex v i as I = j (:+r) Q + R. Therefore J must be a synchronous divisor of I. We consider here only algebraic division [1] . The condition that an expression is a synchronous divisor of another one is checked by routine synchronousdivisors, that iterates algebraic divisions. Algebraic division of two expression is performed by procedure alg-div, Algorithm synchronous-divisors operates as follows. Procedure expand replaces every variable with non zero label by a new variable. Therefore expressions II and J J are polynomials that can be divided by algorithm alg-div [1] [2] . Procedure exit returns TRUE if any variable in J (:+r) has a label larger than the maximum of the labels that the corresponding variable takes in I. In this case, no non-trivial divisor can be found, because expression J J contains a literal not in II and therefore J J cannot divide II [1] [2] . Clearly this condition is true for any value of r larger than the current index of the loop of the algorithm. Note that when both expressions I and J have no labels, then II = I and J J = J , the algorithm performs just the algebraic division as in [1] [2] and returns after one iteration.
The algorithm stores the quotient and the remainder of the division in QR, which is initialized empty, Note that an expression J (:+r) may divide an expression I for more than one value of r. Therefore, the algorithm stores all non-trivial quotients Q and remainders R in QR. When multiple choices are possible, the resubstitution algorithm selects the most convenient divisor based on the timing (and/or area) estimates.
Algorithms for cycle time minimization
The problem of minimizing the cycle time T is approached as in the case of combinational logic [2] [9] . The strategy is to generate a sequence of networks that are timing feasible for decreasing values of T . Transformations are applied to the critical vertices of each network in the sequence. A network is timing-optimal with respect to a transformation when no further reduction of the cycle time can be achieved by applying the transformation.
A network can be made optimal with respect to retiming by running algorithm retime for decreasing values of T . In particular, Leiserson and Saxe suggested to compute the path propagation delays between all vertex pairs, and to binary search among these values for the minimum value for which retime returns TRUE [8] . While the computation of all-pair delays may be computationally expensive, a convenient heuristic to solve the problem is to decrease T by fixed increments, so that its value can be a practical choice for the cycle time.
A straight-forward strategy for timing optimization is to alternate the search for a network that is timing-optimal with respect to retiming (i.e. that optimizes the register position) with a set of transformation on the combinational portion of the circuits (obtained by temporarily removing the registers). Such an approach has the appeal of leveraging efficient algorithms for combinational logic techniques, such as those used in MIS [2] . Unfortunately this approach falls short in a few cases.
First note that a network may be optimal with respect to the available transformations, but it may be improved by the combined application of two (or more) transformations. In particular, a combinational logic transformation may lead to a non timing-feasible network for which there exists a feasible retiming. The drawbacks of this approach are the expanded search space and the need of storing temporarily the network after the transformation. A more efficient approach is to use transformations across register boundaries, that can be thought as a combination of retiming of a vertex and a combinational transformation in a single step.
We would like to comment now on the advantages of the transformations across register boundaries that are useful for timing optimization. Let us assume that the network is optimal with respect to retiming (by using the retime algorithm for decreasing values of T ) and with respect to the other transformations within register boundaries (as described in [9] and in [2] ). We assume that T is the minimum cycle for which the network is timing-feasible and we address the problem of reducing it by attempting transformations across register boundaries. Also in this case, logic transformations (as described in Section 3) are applied to the critical vertices of the synchronous Boolean network, that is made timing-feasible for decreasing values of T . The selection of candidate vertices for the transformations is guided by the following considerations.
Let us consider first elimination. In particular, we consider as candidates for elimination the critical vertices whose corresponding gate is connected to a register, i.e. at the head of a critical path ( Fig. 7) . Let us assume, for the sake of simplicity that there is only one such candidate, say v j and that it is critical (i.e. its slack s j = 0 or equivalently its data ready time t j = T ). The elimination of such a vertex shortens the critical path and it is beneficial if no other longer critical path is introduced in the circuit. Therefore, to verify the feasibility of the elimination of a candidate vertex v j , we must consider the increase of data ready time of each vertex v i 2 F O(v j ).
The data ready time at these vertices may increase, because the corresponding propagation delay may increase, being a monotonic function of the number of literals that are increased by elimination. If such increases are all strictly bound by the corresponding slacks, then the elimination is accepted because there is a cycle time T 0 < T for which the network is timing-feasible after the elimination.
Let us consider now resubstitution across register boundaries of two vertices, say v j into v i . In this case, the data ready time t i may decrease and t j remains constant. Indeed, the number of literals l i at vertex v i is decreased by the resubstitution, and its corresponding propagation delay may decrease. Thus candidates for resubstitution can be searched among a critical vertices that are the tail of a critical path (i.e. v i is a tail of a critical path and v j 2 F I(v i )). Candidates are selected to minimize locally the cycle time T . Since an upper bound on the decrease of T is the variation in propagation delay d i , this variation can be used to rank candidates. Consider for example the circuit of Fig. 8 . The critical path has as a tail vertex v i . The resubstitution of vertex v j into v i decreases the propagation delay d i , and therefore reduces the data ready time of the vertex at the head of the critical path. If the maximum value of the data ready time is attained at that vertex only, then the cycle time T can be reduced.
Similar considerations apply to decomposition across register boundaries. Suppose for example that we decompose an expression I as j (:+r) Q+R. Then the delay through v i may decrease. Therefore the candidates for decomposition are still the tail of critical paths, and the variation in d i can still be used to rank candidates. However in this case, contrary to resubstitution, it is important to verify that no other critical path are introduced with v j as a head. This check can be done by verifying that d j is bounded by the slack of each vertex v k 2 DF I(v j ).
Experiments on benchmark circuits and results
Even though retiming techniques have been known for a decade, we are unaware of reports of its application to logic synthesis. Experimental results with an implementation of the timing optimization algorithms based on retiming have shown that the quality of the results depends on: i) the logic depth of a circuit; ii) the delay model; iii) the circuit type. For this reason it is hard to assess the value of these techniques as a whole, and our analysis is more articulate.
The logic depth of a circuit can be measured by the average number of logic stages (with bounded number of inputs) between two register boundaries. It is obvious (and confirmed by the experiments) that the likelyhood of changing the logic by retiming in a shallow circuit is low. On the other hand, deep circuits (i.e. with many logic stages between registers) are more amenable to be retimed because there exist a larger set of equivalent networks that can be obtained by retiming. The depth of the network can be increased by performing decomposition and extraction prior to retiming. Unfortunately these operations change the timing performance of the network, making it difficult to assess the intrinsic gain due to retiming.
The delay model affects also the results. Since changing the propagation delay through a gate is equivalent to changing a datum of the problem, different final results are obtained for different models. Therefore the quality of the results has to be calibrated with the delay models. In our experiments, we used the following formula for the propagation delay: d = 0:8 + 0:1N + 0:1P , where N and P are the maximum number of N and P transistors in series respectively. The area model, i.e. the choice of the coefficients and that represent the relative area cost of literals and registers, affects the acceptance of the transformations when minimal area implementations are sought for. In the case of unconstrained timing optimization, that is in the case dealt with here, the area coefficients affect the total area estimate. In our experiments we have chosen = 1 and = 8.
The type of circuit being optimized is also important. Some sequential circuits used as benchmarks are finitestate machines (FSMs). Such circuits are characterized by having cycles in the network graph of weight equal to one. They are also characterized by shallow logic expressions, because they are in general derived from two-level representations. While the depth of the circuit can still be increased by logic transformations, FSMs are still hard to retime because their state equations are relatively simple and often their critical path is an input/output path with weight equal to zero. Since the weight on that path cannot be changed by retiming, the critical I/O path is a lower bound on the cycle time.
Pipelined circuits, when deep enough, can be in general improved by retiming. An interesting class of circuits are those that are synthesized automatically from behavioral descriptions and that have merged data-path and control.
These circuits often show longer critical paths in the data-path portion than in the control part, and therefore benefit from an uniform register re-distribution.
The algorithms have been tested on benchmark circuits. In particular, the examples Ex1-7 are derived from the MCNC FSM examples Ex1-7. Since these benchmarks are provided in two-level forms, the starting points for our experiments have been derived by means of an arbitrary, but fixed, sequence of logic synthesis steps. Area and timing variations are computed from these starting points. The examples Ex8-12 were synthesized directly from high-level descriptions with no other manipulation at the logic level. In particular Ex8 and Ex9 are the phase decoder and the receiver of the daio chip [15] , Ex10-Ex12 are benchmarks for high-level synthesis ( gcd , length and proadd). Ex13 and Ex14 are two ALUs, derived from the MCNC multiple-level benchmark circuits Alu2 and Alu4 respectively, by adding output registers. Table 1 In the case of the finite-state machine examples, the algorithms achieve an average decrease in cycle time of 3.4 % with a negligible average area variation. The critical paths of circuits Ex1, and Ex5 are fully combinational I/O paths, making the synchronous techniques useless to speed-up the circuit. For circuits synthesized from highlevel representations, the algorithms achieve an average speed-up up of 13.9 % and an average increase in area of 13.8 %. A larger variation is achieved for the last circuits, where retiming creates two pipeline stages, as expected.
The average speed-up up is 45.1 % and an average increase in area is 65.6 %. Note that the increased area cost is mainly due to an increase in the number of registers. 
